The circuit shown in Figure 1 is a high performance phase locked loop (PLL) that uses high speed clock buffers and low noise LDOs to maintain low phase noise even at low reference and RF frequencies.

After my last Signal Chain Basics article, The basics of op amp loop-stability analysis: A tale of twin loop-gains, I received questions about how to generate the open-loop SPICE simulation curves ...